Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Jump to bottom

Can this be used on old NetFPGA 1G (the deprecated one) platform? #1

Open
onlyfly34 opened this issue Dec 11, 2017 · 1 comment
Open

Can this be used on old NetFPGA 1G (the deprecated one) platform? #1

onlyfly34 opened this issue Dec 11, 2017 · 1 comment

Comments

@onlyfly34
Copy link

As the title. Is there any solution?
@sibanez12
Copy link
Collaborator

This workflow only supports the NetFPGA SUME platform at the moment. There is no reason why you cannot use a P4-described SDNet-generated block in the old 1G board, but it would require some integration effort. The P4-NetFPGA workflow as it currently stands assumes use of the Vivado toolchain and the NetFPGA SUME simulation infrastructure.

Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Assignees
No one assigned
Labels
None yet
Projects
None yet
Milestone
No milestone
Development

No branches or pull requests
2 participants
@sibanez12 @onlyfly34