MES_2024_VHDL VHDL homework from FH Technikum Wien Master Embedded Systems course VHDL All projects were compiled and simulated in ModelSim - Intel FPGA 10.5b