-
Notifications
You must be signed in to change notification settings - Fork 38
New issue
Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.
By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.
Already on GitHub? Sign in to your account
RX not aligned on U50 #14
Comments
Hello, did you solved it? |
Yes, in the end, I found that the issue was with the optical module I was using. |
Thank you for your response!! then may I ask which modules you changed? |
The issue I encountered was not with the FPGA design module, but with the optical module in the connecting lines. The optical module I was using wasn’t working. I purchased a loopback optical module and tested it, finding that it worked. Then, I replaced the previous fiber optic cable with a copper cable. Here are the links to the loopback module and the cable that eventually worked with the U50 for your reference: |
Environments
What did i do?
I generate bitstream and loaded it onto an Alveo U50 and reboot the machine. After that I try to
insmod onic.ko
.What happend?
After reboot I can see the
01:00.0 Memory controller: Xilinx Corporation Device 903f
onlspci
result. But when I try to insmod I gotCMAC 0 RX not aligned after waiting
in thedmesg
log and I cannot ping another machine it connected to.The full log is following:
I checked the CMAC document and learned that the RX_STATUS_REG 0xC0 means "rx_internal_local_fault". Could you please give me some suggestions for troubleshooting or some ideas of potential problems?
The text was updated successfully, but these errors were encountered: