Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Circuit diagram clarification #1

Open
willemneethling opened this issue Jul 19, 2021 · 0 comments
Open

Circuit diagram clarification #1

willemneethling opened this issue Jul 19, 2021 · 0 comments

Comments

@willemneethling
Copy link

willemneethling commented Jul 19, 2021

Thanks for sharing, this is an interesting circuit and it is good it is using a smaller IC, as I was trying to use a NDP6020P which has a huge footprint.

I am not an engineer, so I would like to ask a few questions regarding your circuit diagram

The line labelled "poweron" - is this the line connecting to some GPIO to switch off the "power latch" circuit? (it connects back to pin 2 of the IRF7317)

On the IRF7317 circuit diagram, does Vesp connect to the ESP power line, I see it connects to pin 5,6 on the IRF7317

With regards to VCC - is the only point where VCC would connect at the positive terminal of the battery icon?

Greetings from NL

Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Labels
None yet
Projects
None yet
Development

No branches or pull requests

1 participant