Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Jump to bottom

Look into simplifying data memory #27

Open
rjlv2 opened this issue May 22, 2019 · 0 comments
Open

Look into simplifying data memory #27

rjlv2 opened this issue May 22, 2019 · 0 comments
Assignees
@rjlv2
Labels
enhancement New feature or request

Comments

@rjlv2
Copy link
Contributor

rjlv2 commented May 22, 2019

Currently data memory is implemented using a state machine and stalls to the processor clock. It might be possible to implemented read and writes in 1 clock cycle, but that means constraining a lot of logic operations to run in 1 clock cycle. Might be worth checking the impact on timing.
@rjlv2 rjlv2 added the enhancement New feature or request label May 22, 2019
@rjlv2 rjlv2 self-assigned this May 22, 2019
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Assignees

@rjlv2 rjlv2

Labels
enhancement New feature or request
Projects
None yet
Milestone
No milestone
Development

No branches or pull requests
1 participant
@rjlv2