Skip to content
View VasanthSadhasivan's full-sized avatar

Organizations

@hackclub

Block or report VasanthSadhasivan

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Pinned Loading

  1. Feed-Forward-Neural-Network-Hardware-Accelerator Feed-Forward-Neural-Network-Hardware-Accelerator Public

    Hardware implementation written in SystemVerilog for a parameterizable FF-NN. Depth and Neurons per layer are parameters. Learning using SGD back propagation algorithm.

    Verilog 2

  2. MediSense-LAHacks2019 MediSense-LAHacks2019 Public

    JavaScript

  3. vos vos Public

    x86-64 OS with fat32 support, simple process and memory management, and user level application support

    C

  4. PostQuantum PostQuantum Public

    Hardware implementation of Ring LWE Post Quantum Crypto

    VHDL

  5. RingOscillatorTRNG RingOscillatorTRNG Public

    VHDL 1 1

  6. Risc-V-Implementation Risc-V-Implementation Public

    Risc V Architecture implemented in SystemVerilog with a Data and Instruction Cache as well as Hardware Thread support

    C