Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Tb #4

Open
wants to merge 4 commits into
base: master
Choose a base branch
from
Open

Tb #4

Show file tree
Hide file tree
Changes from all commits
Commits
Show all changes
4 commits
Select commit Hold shift + click to select a range
dda7b5a
init tb
Udaff2 Dec 13, 2024
2b4f9ba
fix some bug
Udaff2 Dec 13, 2024
20c00d8
run test well
Udaff2 Dec 13, 2024
4b51f2f
update gitignore
Udaff2 Dec 13, 2024
File filter

Filter by extension

Filter by extension
Conversations
Failed to load comments.
Loading
Jump to
The table of contents is too big for display.
Diff view
Diff view
  •  
  •  
  •  
1 change: 1 addition & 0 deletions .gitignore
View file
Open in desktop
Original file line number Diff line number Diff line change
Expand Up @@ -398,5 +398,6 @@ FodyWeavers.xsd
*.sln.iml

src/NetHxdp/NetHxdp.runs/synth_1/
src/NetHxdp/NetHxdp.sim/sim_1/

src/NetHxdp/NetHxdp.cache/
398 changes: 398 additions & 0 deletions src/NetHxdp/NetHxdp.srcs/sim_1/bd/axilite_interconnect/axilite_interconnect.bd
View file
Open in desktop

Large diffs are not rendered by default.

19 changes: 19 additions & 0 deletions src/NetHxdp/NetHxdp.srcs/sim_1/bd/axilite_interconnect/axilite_interconnect.bxml
View file
Open in desktop
Original file line number Diff line number Diff line change
@@ -0,0 +1,19 @@
<?xml version="1.0" encoding="UTF-8"?>
<Root MajorVersion="0" MinorVersion="33">
<CompositeFile CompositeFileTopName="axilite_interconnect" CanBeSetAsTop="false" CanDisplayChildGraph="true">
<Description>Composite Fileset</Description>
<Generation Name="SYNTHESIS" State="STALE" Timestamp="1599150459"/>
<Generation Name="IMPLEMENTATION" State="STALE" Timestamp="1599150459"/>
<Generation Name="SIMULATION" State="STALE" Timestamp="1599150459"/>
<FileCollection Name="SOURCES" Type="SOURCES">
<File Name="ip/axilite_interconnect_axi_crossbar_0_0/axilite_interconnect_axi_crossbar_0_0.xci" Type="IP">
<Instance HierarchyPath="axi_crossbar_0"/>
<Properties IsEditable="false" IsVisible="true" Timestamp="0" IsTrackable="true" IsStatusTracked="true"/>
<Library Name="xil_defaultlib"/>
<UsedIn Val="SYNTHESIS"/>
<UsedIn Val="IMPLEMENTATION"/>
<UsedIn Val="SIMULATION"/>
</File>
</FileCollection>
</CompositeFile>
</Root>
1,401 changes: 1,401 additions & 0 deletions ...onnect/ip/axilite_interconnect_axi_crossbar_0_0/axilite_interconnect_axi_crossbar_0_0.xci
View file
Open in desktop

Large diffs are not rendered by default.

34,465 changes: 34,465 additions & 0 deletions ...onnect/ip/axilite_interconnect_axi_crossbar_0_0/axilite_interconnect_axi_crossbar_0_0.xml
View file
Open in desktop

Large diffs are not rendered by default.

17 changes: 17 additions & 0 deletions src/NetHxdp/NetHxdp.srcs/sim_1/bd/axilite_interconnect/ui/bd_561b548d.ui
View file
Open in desktop
Original file line number Diff line number Diff line change
@@ -0,0 +1,17 @@
{
guistr: "# # String gsaved with Nlview 6.5.5 2015-06-26 bk=1.3371 VDI=38 GEI=35 GUI=JA:1.8
# -string -flagsOSRD
preplace port S00_AXI -pg 1 -y 50 -defaultsOSRD
preplace port ACLK -pg 1 -y 70 -defaultsOSRD
preplace port M01_AXI -pg 1 -y 80 -defaultsOSRD
preplace port ARESETN -pg 1 -y 90 -defaultsOSRD
preplace port M00_AXI -pg 1 -y 60 -defaultsOSRD
preplace inst axi_crossbar_0 -pg 1 -lvl 2 -y 70 -defaultsOSRD
preplace netloc axi_crossbar_0_M00_AXI 1 2 1 N
preplace netloc ACLK_1 1 0 2 NJ 70 N
preplace netloc ARESETN_1 1 0 2 NJ 90 N
preplace netloc S00_AXI_1 1 0 2 NJ 50 NJ
preplace netloc axi_crossbar_0_M01_AXI 1 2 1 N
levelinfo -pg 1 -90 70 340 490 -top 0 -bot 220
",
}
Loading