add sc_testmode port after fixing buswrap script

efabless · Feb 4, 2025 · 95b35bf · 95b35bf
1 parent 3457544
commit 95b35bf
Show file tree

Hide file tree

Showing 6 changed files with 6 additions and 0 deletions.
diff --git a/hdl/rtl/bus_wrappers/dft/EF_WDT32_AHBL_DFT.dev.v b/hdl/rtl/bus_wrappers/dft/EF_WDT32_AHBL_DFT.dev.v
@@ -31,6 +31,7 @@ module EF_WDT32_AHBL (
 	inout VPWR,
 	inout VGND,
 `endif
+	input	wire	sc_testmode,
 	`AHBL_SLAVE_PORTS
 );
 

diff --git a/hdl/rtl/bus_wrappers/dft/EF_WDT32_AHBL_DFT.v b/hdl/rtl/bus_wrappers/dft/EF_WDT32_AHBL_DFT.v
@@ -24,6 +24,7 @@
 
 module EF_WDT32_AHBL (
 
+    input  wire        sc_testmode,
     input  wire        HCLK,
     input  wire        HRESETn,
     input  wire        HWRITE,

diff --git a/hdl/rtl/bus_wrappers/dft/EF_WDT32_APB_DFT.dev.v b/hdl/rtl/bus_wrappers/dft/EF_WDT32_APB_DFT.dev.v
@@ -31,6 +31,7 @@ module EF_WDT32_APB (
 	inout VPWR,
 	inout VGND,
 `endif
+	input	wire	sc_testmode,
 	`APB_SLAVE_PORTS
 );
 

diff --git a/hdl/rtl/bus_wrappers/dft/EF_WDT32_APB_DFT.v b/hdl/rtl/bus_wrappers/dft/EF_WDT32_APB_DFT.v
@@ -24,6 +24,7 @@
 
 module EF_WDT32_APB (
 
+    input  wire        sc_testmode,
     input  wire        PCLK,
     input  wire        PRESETn,
     input  wire        PWRITE,

diff --git a/hdl/rtl/bus_wrappers/dft/EF_WDT32_WB_DFT.dev.v b/hdl/rtl/bus_wrappers/dft/EF_WDT32_WB_DFT.dev.v
@@ -31,6 +31,7 @@ module EF_WDT32_WB (
 	inout VPWR,
 	inout VGND,
 `endif
+	input	wire	sc_testmode,
 	`WB_SLAVE_PORTS
 );
 

diff --git a/hdl/rtl/bus_wrappers/dft/EF_WDT32_WB_DFT.v b/hdl/rtl/bus_wrappers/dft/EF_WDT32_WB_DFT.v
@@ -24,6 +24,7 @@
 
 module EF_WDT32_WB (
 
+    input  wire        sc_testmode,
     input  wire        clk_i,
     input  wire        rst_i,
     input  wire [31:0] adr_i,