Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

WIP: Make RegFifoTxBaseAddr and RegFifoRxBaseAddr registers use configurable #16

Open
wants to merge 1 commit into
base: master
Choose a base branch
from
Open

WIP: Make RegFifoTxBaseAddr and RegFifoRxBaseAddr registers use configurable #16

Changes from all commits
Commits
Show all changes
1 commit
Select commit
File filter

Filter by extension

Filter by extension
Conversations
Failed to load comments.
Loading
Jump to
Jump to file
Failed to load files.
Loading
Diff view
Diff view
26 changes: 22 additions & 4 deletions src/lib.rs
View file
Open in desktop
Original file line number Diff line number Diff line change
Expand Up @@ -222,8 +222,8 @@ where
if version == VERSION_CHECK {
sx127x.set_mode(RadioMode::Sleep)?;
sx127x.set_frequency(frequency)?;
sx127x.write_register(Register::RegFifoTxBaseAddr.addr(), 0)?;
sx127x.write_register(Register::RegFifoRxBaseAddr.addr(), 0)?;
sx127x.set_fifo_tx_base(0)?;
sx127x.set_fifo_rx_base(0)?;
let lna = sx127x.read_register(Register::RegLna.addr())?;
sx127x.write_register(Register::RegLna.addr(), lna | 0x03)?;
sx127x.write_register(Register::RegModemConfig3.addr(), 0x04)?;
Expand Down Expand Up @@ -270,8 +270,9 @@ where
self.set_implicit_header_mode()?;
}

let tx_base_addr = self.read_register(Register::RegFifoTxBaseAddr.addr())?;
self.write_register(Register::RegIrqFlags.addr(), 0)?;
self.write_register(Register::RegFifoAddrPtr.addr(), 0)?;
self.write_register(Register::RegFifoAddrPtr.addr(), tx_base_addr)?;
self.write_register(Register::RegPayloadLength.addr(), 0)?;
for byte in buffer.iter().take(payload_size) {
self.write_register(Register::RegFifo.addr(), *byte)?;
Expand Down Expand Up @@ -301,8 +302,9 @@ where
self.set_implicit_header_mode()?;
}

let tx_base_addr = self.read_register(Register::RegFifoTxBaseAddr.addr())?;
self.write_register(Register::RegIrqFlags.addr(), 0)?;
self.write_register(Register::RegFifoAddrPtr.addr(), 0)?;
self.write_register(Register::RegFifoAddrPtr.addr(), tx_base_addr)?;
self.write_register(Register::RegPayloadLength.addr(), 0)?;
for &byte in payload.iter().take(255) {
self.write_register(Register::RegFifo.addr(), byte)?;
Expand Down Expand Up @@ -734,6 +736,22 @@ where

self.write_register(Register::RegPaRamp as u8, pa_ramp)
}

pub fn set_fifo_rx_base(
&mut self,
base_addr: u8,
) -> Result<(), Error<E, CS::Error, RESET::Error>> {
self.write_register(Register::RegFifoRxBaseAddr.addr(), base_addr)?;
Ok(())
}

pub fn set_fifo_tx_base(
&mut self,
base_addr: u8,
) -> Result<(), Error<E, CS::Error, RESET::Error>> {
self.write_register(Register::RegFifoTxBaseAddr.addr(), base_addr)?;
Ok(())
}
}
/// Modes of the radio and their corresponding register values.
#[derive(Clone, Copy)]
Expand Down