Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Fix a few errors which stop this core running through Verilator. #1

Open
wants to merge 5 commits into
base: master
Choose a base branch
from

Conversation

ultraembedded
Copy link

No description provided.

@nekomona
Copy link
Owner

nekomona commented Sep 7, 2020

Great thanks! Maybe I should also get a Verilator as soon as possible :P

As for the AXI-Stream part, I'm still considering if it's more convenient to keep these AXI-S wrappers and moving DMA to the outside of this core, for it could allow more flexibility on the memory-mapped side, like connecting to DMAs for different buses or different bus widths.

Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Labels
None yet
Projects
None yet
Development

Successfully merging this pull request may close these issues.

2 participants