Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

rev07b pcb: connect B0,B2 (with 5mil traces, all that would fit). Fix C16 footprint. #1

Open
wants to merge 1 commit into
base: main
Choose a base branch
from

Conversation

ObviousInRetrospect
Copy link

@ObviousInRetrospect ObviousInRetrospect commented Sep 23, 2022

  • Connect B0,B2. Did need to go down to 5mil traces (just short ones for the change, not globally) but kept the prior spacing. Well within JLCPCB specs for cheap 2 layer. (and conservative with respect to spacing)

  • Replaced the C16 footprint with an 8mm diameter one because I can't find any evidence that 16V+ 470uF caps exist in the footprint that was used (lcsc, digikey, mouser) and played a large amount of tetris to fit it (the 5mm will still fit if it exists). While there are a few 6.7's they are rare enough that it seems like asking for future supply chain disruption.

I suspect that B0 could be disconnected (which I did not do because I wasn't sure) in which case the 5mil traces would be unnecessary. It is very tight between the two MCUs.

Should note: this passes DRC and has been ordered but not built yet.

…lace C16 footprint as I can't find any evidence that 16V+ 470uF caps exist in the footprint that was used (lcsc, digikey, mouser) and play tetris to fit in an 8mm footprint (the 5mm will still fit if it exists). While there are a few 6.7's they are rare and sourcing is hard enough without picking hard to get footprints
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Labels
None yet
Projects
None yet
Development

Successfully merging this pull request may close these issues.

1 participant