rev07b pcb: connect B0,B2 (with 5mil traces, all that would fit). Fix C16 footprint. #1
Add this suggestion to a batch that can be applied as a single commit.
This suggestion is invalid because no changes were made to the code.
Suggestions cannot be applied while the pull request is closed.
Suggestions cannot be applied while viewing a subset of changes.
Only one suggestion per line can be applied in a batch.
Add this suggestion to a batch that can be applied as a single commit.
Applying suggestions on deleted lines is not supported.
You must change the existing code in this line in order to create a valid suggestion.
Outdated suggestions cannot be applied.
This suggestion has been applied or marked resolved.
Suggestions cannot be applied from pending reviews.
Suggestions cannot be applied on multi-line comments.
Suggestions cannot be applied while the pull request is queued to merge.
Suggestion cannot be applied right now. Please check back later.
Connect B0,B2. Did need to go down to 5mil traces (just short ones for the change, not globally) but kept the prior spacing. Well within JLCPCB specs for cheap 2 layer. (and conservative with respect to spacing)
Replaced the C16 footprint with an 8mm diameter one because I can't find any evidence that 16V+ 470uF caps exist in the footprint that was used (lcsc, digikey, mouser) and played a large amount of tetris to fit it (the 5mm will still fit if it exists). While there are a few 6.7's they are rare enough that it seems like asking for future supply chain disruption.
I suspect that B0 could be disconnected (which I did not do because I wasn't sure) in which case the 5mil traces would be unnecessary. It is very tight between the two MCUs.
Should note: this passes DRC and has been ordered but not built yet.