Skip to content
View Rerkiletli's full-sized avatar

Highlights

  • Pro

Block or report Rerkiletli

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Popular repositories Loading

  1. SoCET_PCB_Shield_Dev_Platform SoCET_PCB_Shield_Dev_Platform Public

    2

  2. rerkiletli.github.io rerkiletli.github.io Public

    Possible Portfolio

    HTML

  3. Scanned_PCB_Images Scanned_PCB_Images Public

    Scanned images of previous PCB Designs

  4. systemVerliog_pm systemVerliog_pm Public

    A versatile project manager system for digital hardware design projects, supporting simulation, synthesis, and verification workflows for ASIC and FPGA development using SystemVerilog.

    Makefile

  5. HF_digi_gen HF_digi_gen Public

    Encryption and decryption for HF (HAM) band digital modes and wav and iq generation to transmit the digital messages.

    Python

  6. sol_token sol_token Public